

## What is claimed is:

1	1. A package for an integrated circuit, comprising:
2	a plurality of layers sealably connectable to each other to form a package having a
3	cavity sized and shaped to receive the integrated circuit, each layer being formed of a
4	respective material, each respective material being suitable for use as a printed circuit
5	board substrate,
5	at least one of the plurality of layers being a substrate having contacts that are
7	connectable to electrical contacts of the integrated circuit, and
3	a bottom one of the layers having a plurality of ball attach pads, electrically
)	connected to the contacts of the substrate.

- 1 2. The package of claim 1, wherein one of the layers is a superstrate above the substrate, the superstrate having a sufficiently high dielectric constant to provide isolation between a plurality of signal traces on the substrate.
- 1 3. The package of claim 2, wherein the superstrate is formed of the same material as the substrate.
- 4. The package of claim 3, wherein the substrate and superstrate are formed of
  material comprising PTFE with a ceramic filler.
- 1 5. The package of claim 1, wherein the plurality of layers includes at least 5 layers.
- 1 6. The package of claim 1, wherein a top one of the plurality of layers is sufficiently rigid to maintain planarity of the package.
- 1 7. The package of claim 6, wherein the top layer is formed of FR4 epoxy glass laminate.

- 1 8. The package of claim 1, wherein the bottom layer is formed of a glass reinforced
- 2 hydrocarbon/ceramic laminate.
- 1 9. The package of claim 8, wherein a layer formed below the substrate comprises a
- 2 glass reinforced hydrocarbon/ceramic laminate having an opening sized and shaped to
- 3 accommodate a chip carrier on which the integrated circuit is mounted.
- 1 10. The package of claim 1, wherein the contacts of the substrate are arranged to
- 2 accommodate a flip-chip mounting of the integrated circuit.
- 1 11. An integrated circuit package assembly, comprising:
- an integrated circuit; and

South seed north seed than Say Say Say

THE THE THE THE THE THE THE

3

5

8

- a plurality of layers sealably connectable to each other to form a package having a cavity sized and shaped to receive the integrated circuit, each layer being formed of a respective material, each respective material being suitable for use as a printed circuit board substrate,
- at least one of the plurality of layers being a substrate having contacts that are connectable to electrical contacts of the integrated circuit, and
- a bottom one of the layers having a plurality of ball attach pads, electrically connected to the contacts of the substrate.
- 1 12. The package assembly of claim 11, wherein one of the layers is a superstrate
- 2 above the substrate, the superstrate having a sufficiently high dielectric constant to
- 3 provide isolation between a plurality of signal traces on the substrate.
- 1 13. The pacakge assembly of claim 12, wherein the superstrate is formed of the same
- 2 material as the substrate.
- 1 14. The package assembly of claim 13, wherein the substrate and superstrate are
- 2 formed of material comprising PTFE with a ceramic filler.

10 TH #14.44. W. TH #1 W 11 12 13

2

3 4

5

6

7

8

- 1 15. The package assembly of claim 11, wherein a top one of the plurality of layers is
- 2 formed of FR4 epoxy glass laminate.
- The package assembly of claim 11, wherein the bottom layer is formed of a glass 1 16.
- 2 reinforced hydrocarbon/ceramic laminate.
- 1 17. A printed circuit board assembly, comprising:
  - a printed circuit board having a circuit board substrate with circuit traces and a plurality of devices thereon, said plurality of devices including at least one integrated circuit package assembly that includes:
    - an integrated circuit; and
    - a plurality of layers sealably connectable to each other to form a package having a cavity sized and shaped to receive the integrated circuit, each layer being formed of a respective material, each respective material being of a type suitable for use in the circuit board substrate,
    - at least one of the plurality of layers being a package substrate having contacts that are connectable to electrical contacts of the integrated circuit, and a bottom one of the layers having a plurality of ball attach pads, electrically connected to contacts of the circuit board substrate.
- The printed circuit board assembly of claim 17, wherein at least one of the 1 18. 2 plurality of layers is formed from the same material as the printed circuit board substrate.
- A method of making a package for an integrated circuit, comprising the steps of: 1 19.
- 2 (a) providing a plurality of layers, each formed of a respective material suitable for
- use as a printed circuit board substrate, at least one of the plurality of layers being a 3
- 4 substrate having contacts that are connectable to electrical contacts of the integrated
- 5 circuit, and
- sealably connecting the plurality of layers to each other to form a package having 6 (b)
- a cavity sized and shaped to receive the integrated circuit, wherein a bottom one of the 7
- layers has a plurality of ball attach pads that are electrically connected to the contacts of 8
- 9 the substrate.

- 1 20. The method of claim 19, wherein step (a) includes providing a superstrate above
- 2 the substrate, the superstrate having a sufficiently high dielectric constant to provide
- 3 isolation between a plurality of signal traces on the substrate.
- 1 21. The method of claim 20, wherein the superstrate is formed of the same material as
- 2 the substrate.
- 1 22. The method of claim 21, wherein the substrate and superstrate are formed of
- 2 material comprising PTFE with a ceramic filler.
- 1 23. The method of claim 19, wherein the plurality of layers includes at least 5 layers.
- 1 24. The method of claim 19, wherein a top one of the plurality of layers is sufficiently
- 2 rigid to maintain planarity of the package.
- 1 25. The method of claim 24, wherein the top layer is formed of FR4 epoxy glass
- 2 laminate.

And the second control of the second control

- 1 26. The method of claim 19, wherein the bottom layer is formed of a glass reinforced
- 2 hydrocarbon/ceramic laminate.
- 1 27. The method of claim 26, wherein a layer formed below the substrate comprises a
- 2 glass reinforced hydrocarbon/ceramic laminate having an opening sized and shaped to
- 3 accommodate a chip carrier on which the integrated circuit is mounted.
- 1 28. The method of claim 19, wherein the contacts of the substrate are arranged to
- 2 accommodate a flip-chip mounting of the integrated circuit.